ī	04/	Ø88
L	03/	250
MUNROE H. I		8 8
OF COU		PTO

DAVID E. BROOK JAMES M. SMITH LEO R. REYNOLDS PATRICIA GRANAHAN JOHN L. DUPRÉ DAVID J. BRODY MARY LOU WAKIMURA THOMAS O. HOOVER

N. SCOTT PIERCE

HAMILTON, BROOK, SMITH & REYNOLDS, P.C.

TWO MILITIA DRIVE · LEXINGTON, MASSACHUSETTS 02173-4799

65723 U.S. PTOTELEPHONE: (617) 861-6240 · FACSIMILE: (617) 861-9540

04/03/97

ANNE J. COLLINS
ROBERT T. CONWAY
STEVEN G. DAVIS
CAROL A. EGNER
DOREEN M. HOGLE
J. GRANT HOUSTON
RODNEY D. JOHNSON
HELEN LEE
ELIZABETH W. MATA
TIMOTHY J. MEAGHER
ANTHONY P. ONELLO, JR.
NINA L. PEARLMUTTER
SCOTT D. ROTHENBERGER
DEIRORE E. SANDERS
JAY SHIM
RICHARD W. WAGNER
LISA M. WARREN
HELEN E. WENDLER
DARRELL L. WONG

OF COUNSE RICHARD A. WISE SUSAN G. L. GLOVSKY

JOHN W. MEDBURY ADMINISTRATIVE DIRECTOR

BARBARA J. FORGUE PATENT ADMINISTRATOR

PATENT AGENTS

CAROLYN S. ELMORE

PATENTS, TRADEMARKS, COPYRIGHTS AND LITIGATION

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s): Joseph B. Bernstein and Zhihui Duan

EXPRESS MAIL Mailing Label No.

Ti	tle	: LASER-INDUCED CUTTING OF METAL INTERCONNECT
UI.		
		Specification, Claims, Abstract of the Disclosure
X		sheets of XXXXX/informal drawings. (Figs. 1-14)
ş —		Sheets of Adamas/Informat drawings. (Figs. 1 14)
gar gar		
i i u		An assignment of the invention to Massachusetts Institute of Technology
 13 —		(2 Assignment Forms) University of Maryland
ÿc		A verified statement to establish small entity status under 37 C.F.R. 1.9 and 37 C.F.R. 1.27.
X		Executed/XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
		Other:

Date of Deposit April 3, 1997

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Pamela J. Chaney

EG978842799US

(Typed or printed name of person mailing paper or fee)

(Signature of person mailing paper or fee

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)		SMALL	ENTITY		OTHER SMALL	THAN A ENTITY
FOR	NO. FILED	NO. EXTRA		RATE	FEE		RATE	FEE
BASIC FEE					\$ 385			\$ 770
TOTAL CLAIMS	41 - 20 =	* 21		X \$11=	\$		X \$22=	\$ 462
INDEP CLAIMS	2 - 3 =	* -0-		X \$40=	\$		X \$80=	\$ -0-
MULTIPLE D	EPENDENT CLAIM	PRESENTED		+ \$130=	\$		+ \$260=	\$
	rence in Col. : zero, enter "		Ass Fee	signment	\$	As: Fe	signment e	\$ 80
111 001. 2				Total:	\$		Total:	\$1,312
						-	·	

	Please charge my Deposit Account No. 08-0380 in the amount of \$
Tx]	A check in the amount of $$1,312$ to cover the filing fee is enclosed.
[x]	Authorization is hereby granted to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 08-0380. Two duplicate copies of this letter are enclosed.
×	Any additional filing fees required under 37 CFR 1.16.
x	Any patent application processing fees under 37 CFR 1.17.
х	Authorization is hereby granted to charge payment of the following fees during pendency of this application or credit any overpayment to Deposit Account No. 08-0380. Two duplicate copies of this letter are enclosed.

X Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Any patent application processing fees under 37 CFR 1.17.

Respectfully submitted,

HAMILTON, BROOK, SMITH & REYNOLDS

James M. Smith

Registration No. 28,043 Attorney for Applicant(s)

(617) 861-6240

Dated: 4/3/97 APPATENT.LTR-REV. 1/0/01/96 DAVID E. BROOK
JAMES M. SMITH
LEO R. REYNOLDS
PATRICIA GRANAHAN
JOHN L. DUPRÉ
DAVID J. BRODY
MARY LOU WAKIMURA
THOMAS O. HOOVER
ALICE O. CARROLL
N. SCOTT PIERCE

ANNE J. COLLINS
ROBERT T. CONWAY
STEVEN G. DAVIS
CAROLA. EGNER
DOREEN M. HOGLE
J. GRANT HOUSTON
RODNEY D. JOHNSON
HELEN LEE
ELIZABETH W. MATA
TIMOTHY J. MEAGHER
ANTHONY P. ONELLO, JR.
NINA L. PEARLMUTTER
SCOTT D. ROTHENBERGER
DEIRORE E. SANDERS
JAY SHIM
RICHARO W. WAGNER
LISA M. WARREN
HELEN E. WENDLER
DARRELL L. WONG

THE STATE OF THE S

HAMILTON, BROOK, SMITH & REYNOLDS, P.C.

TWO MILITIA DRIVE · LEXINGTON, MASSACHUSETTS 02173·4799 TELEPHONE: (617) 861-6240 · FACSIMILE: (617) 861-9540 MUNROE H. HAMILTON (1906-1984)

_

OF COOKSEL

RICHARD A. WISE SUSAN G. L. GLOVSKY

JOHN W. MEDBURY
ADMINISTRATIVE DIRECTOR

BARBARA J. FORGUE PATENT ADMINISTRATOR

PATENT AGENTS

CAROLYN S. ELMORE

PATENTS, TRADEMARKS.
COPYRIGHTS AND
LITIGATION

Assistant Commissioner for Patents Washington, D.C. 20231
Sir: Transmitted herewith for filing is the patent application of
Inventor(s): Joseph B. Bernstein and Zhihui Duan
Title: LASER-INDUCED CUTTING OF METAL INTERCONNECT
Specification, Claims, Abstract of the Disclosure
X 7 sheets of XXXXX/informal drawings. (Figs. 1-14)
An assignment of the invention to Massachusetts Institute of Technology
(2 Assignment Forms) University of Maryland
A verified statement to establish small entity status under 37 C.F.R. 1.9 and 37 C.F.R. 1.27.
Executed/INVEXEXXXXXX Combined Declaration/Power of Attorney. (2) Declarations)
Other:
Other.
EXPRESS MAIL Mailing Label No. EG978842799US
Date of DepositApril 3, 1997
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.
Pamela J. Chaney
(Typed or printed name of person mailing paper or fee)
(Signature of person mailing paper or feet)

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	SMALI	ENTITY		THAN A ENTITY
FOR	NO. FILED	NO. EXTRA	RATE	FEE	RATE	FEE
BASIC FEE			***************************************	\$ 385	***************************************	\$ 770
TOTAL CLAIMS	41 - 20 =	* 21	X \$11=	\$	X \$22=	\$ 462
INDEP CLAIMS	2 - 3 =	* -0-	X \$40=	\$	X \$80=	\$ -0-
MULTIPLE D	EPENDENT CLAIM	PRESENTED	+ \$130=	\$	+ \$260=	\$
is less than	rence in Col. zero, enter "		Assignment Fee	\$	Assignment Fee	\$ 80
in Col. 2			Total:	\$	Total:	\$1,312

	Please charge my Deposit Account No. 08-0380 in the amount of \$
X	A check in the amount of $$1,312$ to cover the filing fee is enclosed
X	Authorization is hereby granted to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 08-0380. Two duplicate copies of this letter are enclosed.
x	Any additional filing fees required under 37 CFR 1.16.
x	Any patent application processing fees under 37 CFR 1.17.
х	Authorization is hereby granted to charge payment of the following fees during pendency of this application or credit any overpayment to Deposit Account No. 08-0380. Two duplicate copies of this letter are enclosed.
х	Any patent application processing fees under 37 CFR 1.17.

Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Respectfully submitted,

HAMILTON, BROOK, SMITH & REYNOLDS

James M. Smith

Registration No. 28,043 Attorney for Applicant(s) (617) 861-6240 28,043

PATENT APPLICATION DOCKET NO. MIT-7581L

DAVID E. BROOK JAMES M. SMITH LEO R. REYNOLDS PATRICIA GRANAHAN JOHN L. DUPRÉ DAVID J. BRODY MARY LOU WAKIMURA THOMAS O. HOOVER ALICE O. CARROLL N. SCOTT PIERCE

ANNE J. COLLINS
ROBERT T. CONWAY
STEVEN G. DAVIS
CAROL A. EGNER
DOREEN M. HOGLE
J. GRANT HOUSTON
RODNEY D. JOHNSON
HELEN LEE
ELIZABETH W. MATA
TIMOTHY J. MEAGHER
ANTHONY P. ONELLO, JR.
NINA L. PEARLMUTTER
SCOTT D. ROTHENBERGER
DEIRORE E. SANDERS
JAY SHIM
RICHARD W. WAGNER
LISA M. WARREN
HELEN E. WENDLER
DARRELL L. WONG

HAMILTON, BROOK, SMITH & REYNOLDS, P.C.

TWO MILITIA DRIVE · LEXINGTON, MASSACHUSETTS 02173-4799 TELEPHONE: (617) 861-6240 · FACSIMILE: (617) 861-9540 MUNROE H. HAMILTON (1906-1984)

OC COUNTON

RICHARD A. WISE SUSAN G. L. GLOVSKY

JOHN W. MEDBURY ADMINISTRATIVE DIRECTOR

BARBARA J. FORGUE PATENT ADMINISTRATOR

PATENT AGENTS

CAROLYN S. ELMORE

PATENTS, TRADEMARKS, COPYRIGHTS AND LITIGATION

Assistant Commissioner for Patents Washington, D.C. 20231 Sir: Transmitted herewith for filing is the patent application of Inventor(s): Joseph B. Bernstein and Zhihui Duan W m Title: LASER-INDUCED CUTTING OF METAL INTERCONNECT Specification, Claims, Abstract of the Disclosure sheets of XXXXXX/informal drawings. (Figs. 1-14) Massachusetts Institute of Technology An assignment of the invention to University of Maryland (2 Assignment Forms) A verified statement to establish small entity status under 37 C.F.R. 1.9 and 37 C.F.R. 1.27. Executed/MHNEXEXXXXXX Combined Declaration/Power of Attorney. (2) Declarations) Other: EG978842799US EXPRESS MAIL Mailing Label No. April 3, 1997 Date of Deposit I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, 20231. Washington, D.C. Chaney Pamela J. (Typed or printed name of person mailing paper or fee) (Signature of person mailing paper or fee

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	SMALI	ENTITY		THAN A ENTITY
FOR	NO. FILED	NO. EXTRA	RATE	FEE	RATE	FEE
BASIC FEE			***************************************	\$ 385	***************************************	\$ 770
TOTAL CLAIMS	41 - 20 =	* 21	X \$11=	\$	X \$22=	\$ 462
INDEP CLAIMS	2 - 3 =	* -0-	X \$40=	\$	X \$80=	\$ -0-
MULTIPLE D	EPENDENT CLAIM	PRESENTED	+ \$130=	\$	+ \$260=	\$
is less than	rence in Col. : zero, enter "		Assignment Fee	\$	Assignment Fee	\$ 80
in Col. 2			Total:	\$	Total:	\$1,312

	Please charge my Deposit Account No. 08-0380 in the amount of \$
x	A check in the amount of $$1,312$ to cover the filing fee is enclosed
x	Authorization is hereby granted to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 08-0380. Two duplicate copies of this letter are enclosed.
x	Any additional filing fees required under 37 CFR 1.16.
x	Any patent application processing fees under 37 CFR 1.17.
х	Authorization is hereby granted to charge payment of the following fees during pendency of this application or credit any overpayment to Deposit Account No. 08-0380. Two duplicate copies of this letter are enclosed.
х	Any patent application processing fees under 37 CFR 1.17.

Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Respectfully submitted,

HAMILTON, BROOK, SMITH & REYNOLDS

James M. Smith

Registration No. 28,043 Attorney for Applicant(s) (617) 861-6240 28,043

15

25

30

Docket No.: MIT-7581L

-1-

LASER-INDUCED CUTTING OF METAL INTERCONNECT



BACKGROUND OF THE INVENTION

The use of lasers to cut integrated circuits is wellknown in the art. In existing methods, a laser is directed onto a cut-link segment of the circuit. The laser supplies sufficient heat to vaporize the cut-link, thereby severing In many cases such as in a typical the cut-link. microchip, the circuit is coated with a passivation layer to protect the circuit from oxidation. To allow the cutlink to vaporize, the passivation layer is usually etched away from the site above the cut-link to expose the cutlink to the atmosphere in advance of cutting.

Lasers are used to cut circuits for a variety of purposes including the avoidance of defects, the replacement of defective circuits with redundant circuits, and the programming of circuits. The practices used to achieve each of these objectives are described, below.

Lasers have been used to avoid defects by circumventing a short through laser-induced cuts. practice is described in U.S. Patent No. 4,259,367, issued to Doherty, Jr. The circuit is repaired by using a laser to cut the lines connected to the short to thereby isolate the short. Patch lines may then be used to reestablish severed connections.

The use of redundant circuitry has become an industry standard for memory chip fabrication. Redundant circuitry in a chip is typically supplied in the form of identical segments of circuitry occupying remote areas on the chip. If a segment is flawed, that segment is disconnected and replaced by activating its redundant counterpart elsewhere on the chip.

30

Finally, circuits may be programmed by cutting lines from a generic, repeating pattern to disconnect unwanted or unnecessary segments and thereby produce the desired pattern through a process of reduction. Circuitry produced by this method may extend across a plurality of levels as well. One example of multi-level circuit design by laser-induced cutting is disclosed in U.S. Patent No. 4,720,470, issued to Johnson.

Typically, the cut-link has taken one of two forms. First, the cut-link is often an undistinguished segment of 10 a line in the circuit, where the width of the cut-link is equal to the width of the lines to which it is conductively coupled. A cut-link exhibiting these characteristics is illustrated in Figure 1 and disclosed, for example, in the following U.S. patents: No. 4,853,758, issued to Fischer, 15 and No. 5,589,706, issued to Mitwalsky et al. The second common form is that of a "dog bone," which is illustrated in Figure 2. This design is disclosed, for example, in the following U.S. patents: No. 4,748,491, issued to Takagi, and No. 5,374,590, issued to Batdorf et al. In this 20 design, the cut-link 20 is narrower than the lines 21, 22 to which it is connected.

DISCLOSURE OF THE INVENTION

Whereas the design of earlier cut-links mirrors the narrowed "dog-bone" of conventional fuse design, a preferred embodiment of this invention rejects this model and, instead, widens the segment where the circuit is to be severed. Where circuitry is cut by a laser, the high resistance of a fuse is not required to produce the needed influx of thermal energy. In this context, the thermal energy needed to melt the conductive material is supplied by an external source, i.e., the laser. As the present inventors have recognized, the use of the laser frees the designer from the necessity of using a high resistance

segment to generate the heat necessary to cut the circuit. Although intuition might further suggest that a fuse-shaped cut-link of thin width could be severed with greater precision and efficiency than an otherwise comparable cut-link of greater width, the present inventors have recognized that this notion is generally false.

To the contrary, an electrical interconnect which may be cut with greater success and with improved efficiency includes a cut-link pad in which the thermal resistance per unit length is lower, rather than higher, than the connected lines. In a preferred embodiment, the thermal resistance is lowered by adopting a form that is the inverse of the traditional "dog bone" design. The form of this new design is such that the width of the cut-link pad is substantially greater than the width of the lines.

The electrical interconnect of this invention includes an insulating substrate upon which a pair of electrically-conductive lines are bonded to a cut-link pad, wherein the cut-link pad has substantially less thermal resistance per unit length, i.e., along the axis of the lines, than each of the lines to which it is bonded. The cut-link pad may lie in the same plane as the lines, or the pad may lie on a plane which is merely intersected by the lines, as in a via structure where the lines, or vias, extend from the underside of the pad into the substrate to a lower level of circuitry. Alternatively, the cut-link pad may be bonded both to a line on the same plane as the pad and also to a via extending from the pad deeper into the substrate.

In a preferred embodiment of the electrical

interconnect, the thermal resistance of the pad is
decreased, relative to the lines, by increasing the width
of the pad such that the pad's width is greater than that
of the lines to which it is connected. Benefit is provided
in an interconnect where the cut-link pad is just 10

percent greater than the width of each of the lines.

25

30

Benefits rise in significance when the pad has a width that is at least 25 percent greater than the width of each of the lines. The full advantage of this embodiment, however, is usually not realized until the width of the pad is at least 50 percent greater than the width of each of the lines. In a further preferred embodiment, the width of the pad is approximately equal to its length, i.e., the distance between the lines.

In an alternative embodiment, the thermal resistance
of the pad is decreased, relative to the lines, by
comprising the cut-link pad of a material having lower
thermal conductivity than the material comprising the
lines. In another alternative embodiment, the per-unitlength thermal resistance of the pad is decreased both by
comprising the cut-link pad of a material having greater
thermal conductivity than the material of the lines and by
providing the pad with a width greater than that of the
lines.

In another preferred embodiment, the surface of the substrate upon which the circuit lies is comprised of a silicon oxide, and the circuit is covered by a passivation layer which prevents oxidation of the circuit yet which can be removed from the site of the cut-link pad upon heating the pad with the laser. To promote the desired fracture of the passivation layer, the passivation layer is preferably comprised of a material, such as silicon nitride, that is harder than the substrate.

In the method of this invention a laser is directed upon a cut-link pad, as described above, and the laser is maintained there until the conductive link between the lines is broken. Preferably, the laser beam covers the entirety of the cut-link pad when the laser is directed upon the pad.

The metallic cut-link pads of the present invention can be more efficiently and more effectively ablated for

the following reasons. First, the structures of the present invention retain thermal energy at the site of the cut-link more effectively than the cut-links of the prior art by restricting dissipative heat transfer from the cutlink into the connected lines. Second, the shapes of preferred structures produce increased stress at the perimeter of the cut-link pad, thereby generating a more forceful fracture of the surrounding material. shapes of preferred structures create stress concentration points that will produce fractures radiating outwardly from 10 the site of the cut-link pad, thereby improving the likelihood that the fracture will be clean, i.e., will not create inter-linked fracture passages through which escaping metal may form a "short" defeating the attempt to cleanly sever the circuit. Fourth, where the cut-link pad 15 more closely approximates the size and shape of the laser beam, the cut-link absorbs a greater portion of the laser's energy, thereby producing a more efficient transfer of energy and a reduced danger of damaging the surrounding material. Fifth, where a passivative coating comprised of 20 a brittle material is used, the fracture is biased toward the passivative coating, and, hence, toward the surface of a chip for efficient removal of the passivative coating and non-damaging expulsion of the metal comprising the cut-link Sixth, by trapping the heat within the confines of 25 the cut-link pad and limiting its escape through the connected lines, the site at which the cut develops is confined within this narrow region and damage to other parts of the circuit is minimized. Each of these phenomena will be discussed in greater detail and with 30 greater clarity in the context of describing the structure and methods of several preferred embodiments of this invention.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, features and advantages of the invention will be apparent from the following, more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily drawn to scale, emphasis instead being placed upon illustrating the principles of the invention.

Figure 1 is a cross-sectional illustration of a cutlink pad of the prior art, from a perspective normal to the plane of the substrate, where the width of the pad is equal to the width of the lines.

15 Figure 2 is a cross-sectional illustration of a cutlink pad of the prior art, from a perspective normal to the plane of the substrate, where the interconnect has the shape of a dog bone.

Figure 3 is a cross-sectional illustration of a cut20 link pad in the form of a square, from a perspective normal
to the plane of the substrate, where the width of the pad
is greater than the width of each of the lines.

Figure 4 is a perspective view of the cut-link pad and the lines shown in Figure 3.

25 Figure 5 is a cross-sectional illustration of the cutlink pad, from a perspective within the axis of the lines, illustrating the fractures which typically form during cutting.

Figure 6 is a cross-sectional illustration of a cut30 link pad in the form of a square, from a perspective normal
to the plane of the substrate, where the width of the pad
is greater than the width of each of the lines.

Figure 7 is a cross-sectional illustration of a hexagonally-shaped cut-link pad from a perspective normal to the plane of the substrate.

25

Figure 8 is a cross-sectional illustration of an electrical interconnect, from a perspective normal to the plane of the substrate, where the width of each of the lines is equal to the width of the cut-link pad, except in the vicinity of the juncture between the line and the pad, where the width of the line narrows.

Figure 9 is a cross-sectional illustration similar to Figure 8, except that the cut-link pad is in the form of a hexagon, rather than a square.

10 Figure 10 is a side-view, through the substrate, of a multi-level via structure from a perspective within the plane of the substrate.

Figure 11 is a view of the multi-level circuit of Figure 10 from underneath the via structure.

Figure 12 is a chart illustrating the approximate shape of a cumulative probability function measuring the likelihood that a circuit will be cut over a range of energy levels.

Figure 13 is a chart illustrating the approximate shape of a cumulative probability function measuring the likelihood that the integrated circuit will be damaged over the same range of energy levels depicted in Figure 12.

Figure 14 is a chart illustrating the approximate shape of the combined cumulative probability that a circuit will be cut without otherwise damaging the circuit over the same range of energy levels charted in Figures 12 and 13.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

A cut-link shaped in the form of a square pad is illustrated in Figure 3. The cut-link pad 20, is bonded to a pair of lines 21 and 22, each positioned on the substrate of a chip or circuit board within a single plane. The pad and the lines are all electrically conductive, whereas that part of the substrate that contacts the metal is dielectric. Although this embodiment could just as fairly

15

be described as a single line including a cut-link site, the embodiment is herein broken down into narrower constituents to provide greater clarity when different embodiments are discussed and differentiated, below. As can be seen by juxtaposing the cut-link of this figure with those illustrated in Figures 1 and 2, the cut-link pad of Figure 3 has a much greater width in relation to the width of each of the attached lines. The reasons for widening the cut-link are explained below.

First, ablation, or rupture, of the cut-link requires an accumulation of thermal energy within the cut-link. During cutting, the accumulation of thermal energy within the link can be roughly measured as the difference between the energy supplied by the laser and the heat conductively transferred out of and away from the cut-link. Therefore, the cut-link can be ablated from its site most efficiently by maximizing the absorption of laser energy and minimizing the transfer of that energy, in the form of heat, away from the cut-link.

The amount of laser energy absorbed by the cut-link is 20 maximized by providing a cut-link shaped in a form approximating that of the laser beam spot 24. Although the shape of the beam spot is Gaussian, i.e., no clear delineation exists for identifying the outer edge of the spot; the position of the edge may be approximated using, 25 for example, the full-width half-max method. Using the full-width half-max method, the edge of the spot is designated as the boundary at which the intensity of the laser drops to half of the maximum intensity. When cutting, the cut-link should ideally be entirely within the 30 beam spot as determined above. Absorption across the entire surface promotes uniform heating of the pad. An infrared laser typically produces beams having a minimum diameter of about two microns. Further, the tolerance for beam positioning error is typically about 0.2 to 0.5 35

15

20

25

30

microns. Accordingly, a pad designed to have a preferable length and width of two to three microns can absorb the bulk of the energy transmitted by the laser while remaining entirely within the beam spot.

Transfer of heat away from the cut-link is minimized by creating a comparatively-lower thermal resistance per unit length within the pad than without. Because the top layer of the substrate and any passivative coating are insulators, the primary mode through which heat is transferred from the pad is through the connected lines. Accordingly, the direction of heat transfer out of the pad can be approximated as being along axis A-A', shown in Figure 3. Along axis A-A', thermal resistance is a function of the heat transfer coefficient of the conducting material and the cross-sectional area of the conducting material measured in the plane normal to the axis. and the lines are preferably comprised of a material with high thermal conductivity and high thermal expansion, such as aluminum and copper. In such a case, where the composition of the pad is identical to the composition of each of the lines, a differential in thermal resistance is due primarily to a difference in cross-sectional area. dimensions of the cross-section normal to the A-A' axis are illustrated in Figure 4. As shown, the cross-section of the line (the product of w and h) is much smaller than the cross-section of the pad (the product of w' and h'). Accordingly, the thermal resistance along the A-A' axis will be much greater in each of the lines than in the pad. This differential reduces the loss of heat into and through the line and thereby allows the temperature of the pad to quickly rise.

Moreover, the difference in thermal resistance produces a sharp temperature differential between the pad and the lines to create stress at the interface which promotes a clean severance at the interface between the pad

15

20

25

30

35

and the line. The difference in thermal resistance also creates a boundary limiting the area within which fracture will occur. *I.e.*, fracture will not initiate from a comparatively cool region beyond the area where heat is concentrated. The differential on each side of the pad thereby ensures that fracture will commence from the pad, rather than from a line, providing greater cutting accuracy and minimizing damage to the surrounding circuitry.

Means other than increasing the width of the pad exist for creating a differential in thermal resistance at the interface of the pad and the line. For example, in one embodiment, the pad may be fabricated from a material having greater thermal conductivity than the material from which the lines are comprised. In another alternative embodiment, the pad may be both wider than the lines and comprised of a material having greater thermal conductivity than the lines.

In addition to improving the absorption and retention of thermal energy from the laser, creating a roughly square-shaped pad reduces the likelihood of producing a short circumventing the cut. As noted, the metal from the cut site escapes through fractures in the passivation layer. After or during a cut, the circuit will be shorted if metal migrates through the fractures to provide a continuous link from one line to the other. Because a comparatively large void is left after the ablation of a wide, square cut-link, the passage created by a fracture and the accompanying flow of metal linking the two lines must cover a greater distance to circumscribe the void and create a short. Further, cracks generated in the horizontal plane on which the circuit lies will typically emanate from the corners where stress is concentrated. is shown in Figure 5, cracks 32a and 32b emanating from the edges 36 of a square-shaped pad 20 will typically be directed outward at an angle of 135° from the sides of the

15

20

30

pad 20 mitigating the likelihood that cracks from opposite sides of the pad will cross to create a passage for forming a short.

Designing the cut-link pad to approximate the size and shape of the laser beam spot also provides an additional benefit. Less energy misses the cut-link pad resulting in less energy being absorbed into the surrounding dielectric material which reduces the likelihood that this surrounding material will be damaged by thermal stresses.

Both the lines and the cut-links 20 in a circuit are coated with a passivation layer 30 to protect the circuit from oxidation as a result of exposure to air. For the cut-link 20 to be ablated, fractures 32 must be created within the passivation layer 30, which allow the section of passivation layer 30 covering the cut-link 20 to be blasted away from the chip, thereby exposing the cut-link 20 to air and allowing it to vaporize. Preferably, a hard, brittle material, such as silicon nitride is used as the passivation layer 30 because increasing hardness and brittleness is correlated with increasing susceptibility to fracture. When a laser pulse is incident on the cut-link pad 20, the cut-link pad 20 is heated and expands. passivation layer 30 can not be heated as quickly as the metal lines because the passivation layer 30 can not absorb 25 energy from the laser beam directly and can not conduct heat from the metal quickly. As a result, stress develops within the passivation layer 30 due to the difference in temperature between the metal 20 and the passivative coating 30 as well as the mismatch of the thermal expansion coefficients of the two materials. As the metal 20 expands with increasing temperature, greater tensile stress is placed on the passivative coating 30, which is why choosing a metal having a high thermal expansion coefficient is important. When the stress is sufficiently great, the passivative coating 30 is blasted from the area above the

30

cut-link 20, and the cut-link 20 vaporizes into the open space above it.

Typically, the substrate 34 of a chip includes a silicon wafer base upon which a dielectric material, such as a silicon oxide, is layered. The circuit is then imprinted onto the dielectric material. Because silicon nitride is more brittle than silicon oxide, fracture initiation is biased toward the silicon nitride. By promoting fracture through the passivation layer 30, rather than through the substrate 34, the metal is more likely to be completely ablated from the chip, and the likelihood of forming a short through the substrate is reduced. Though not as brittle as silicon nitride, silicon oxide is also sufficiently brittle to be used as the passivation layer 30.

Increasing the width of the cut-link also improves the fracture mechanics during ablation. The fracture initiates and grows as a result of thermal stress at the interface of the cut-link and the surrounding material. The thermal stress, in turn, is a function of the energy density at the surface of the pad. The lines of maximum stress, from which fractures typically propagate, are along the edge 36 of the pad 20 forming the perimeter of the surface 38 facing the passivation layer 30. The energy density along the maximum stress lines 36 is governed by the ratio of the energy absorbed to the length of the perimeter.

Making the approximating assumption that the energy density of the laser beam is uniform, the energy absorbed by a square surface 38 will be the product of k and S, where k is a constant and S represents the area of surface 38. The energy density, E_{ρ} , along the perimeter, P, of the surface 38 can be expressed by the function:

As the energy density increases, the stresses increase and the cracks grow. Energy density increases as a result of increasing the surface dimensions of the pad. As the dimensions increase, the area of the square, S (S = 1 * w), increases as a square function while the length of the perimeter, P [P = 2 * (1 + w)], increases linearly. Accordingly, S will increase at a quadratic rate while P increases at a linear rate. Because the numerator of the energy-density function increases with size at a rate faster than the denominator, a fracture driven by a large, square-shaped cut-link will propagate through the passivation layer with greater energy than a fracture driven by a small or narrow cut-link.

Of course, fracture will initiate from an edge of the outer surface because stress is concentrated at the edges. 15 Use of a wider cut-link promotes fracture 32a from an edge 36 of the upper surface of the cut-link rather than fracture 32b from the lower surface facing toward the silicon wafer. After the fracture 32a has propagated through the passivation layer 30, this segment of the 20 passivation layer 30 can be "blown off" by the escaping metal, as desired. In contrast, fracture 32b commencing from the lower side can damage interconnects existing on lower levels of a chip, and the metal flowing through a fracture directed toward the silicon has no outlet and is 25 therefore more likely to produce a short. Therefore, the likelihood of producing a clean severance of an interconnect is promoted by the wider cut-links because fracture is biased toward the passivation layer and away from the silicon wafer. 30

Although a preferred shape of the cut-link pad is square, other relatively compact shapes approximating the size and shape of the laser beam spot may also be used. Figure 7 illustrates a hexagonally-shaped pad of this invention. As before, the width, w, of the pad is

approximately equal to the length, 1, of the pad. Although this hexagonal design is more compact and provides a better approximation of the laser beam shape 24, as compared to a square pad, the crack 46 must propagate across a longer distance to cross the interface between the line 21 and the pad 20. As the energy density builds along the edges 42 and 44, the pad 20 is severed from the line 21 when cracks 46, which parallel the edges 42, 44, branch across the interface.

Although each of the single-plane embodiments thus far 10 described includes lines having widths uniformly narrower than the width of the cut-link pad, the width of the lines need not be uniform to provide benefit. Figures 8 and 9 illustrate embodiments wherein the cut-link and the lines 21 and 22 possess equal widths over much of their lengths. The width of each line 21, 22 narrows only as it approaches and where it meets the pad 20. Because the juncture of the line 21, 22 and the pad 20 is narrow, thermal resistance along the A-A' axis increases at the juncture relative to the resistance within the pad, as in the previous 20 embodiments. However, the overall ability to restrict heat flow out of the pad 20 may be somewhat compromised if the width beyond the bottleneck 50 is enlarged, as shown, because the resistance in the line 21 or 22 drops to the level within the pad 20 at points beyond the bottleneck 50. 25 Accordingly, heat can be rapidly withdrawn once it passes through the bottleneck 50 creating a more precipitous temperature drop across this interface thereby fueling the conduction of heat out of the pad 20.

Another advantage of the patterns illustrated in Figures 8 and 9 is that the fracture along the interface of the pad 20 and the line 21 or 22 is enhanced. As noted, above, fractures across the interface will typically emanate along a line substantially parallel to the edge 36 of the pad 20. In the pattern shown in Figure 3, the edge

of the line meets the edge of the pad perpendicularly. Accordingly, the stress along the edge of the line is perpendicular to the direction in which the interfacial fracture will propagate and will provide little or no impetus toward initiating or driving this fracture. On the other hand, the edge 51 of the line 21 in Figure 8 slopes toward the edge 36 of the pad 20. In proportion to the component of this slope which parallels the edge 36 of the pad 20, the stress along the edge 51 of the line 21 will supplement the stress along the edge 36 of the pad 20 to initiate and drive the fracture across the interface between the pad 20 and the line 21.

In contrast to the embodiments thus described, wherein the pad and the lines all lie within the same plane of a chip or circuit board, the invention may also be embodied 15 in multi-layered chips. Such an embodiment is illustrated in Figures 10 and 11. As before, the orientation of the pad 20 is parallel to the plane of the chip. However, in place of the laterally-extending lines, the lines take the form of vias 21a and 22a extending downward from the 20 surface 52 of the pad 20 away from the laser and into the These vias 21a and 22a provide a conductive substrate. link between levels of the integrated circuit. the vias 21a and 22a have a smaller cross-section than the lines of the single-level embodiments. Where half-micron 25 technology is used in standard silicon processing, the via 21a or 22a preferably has a width of about a half micrometer across its cross-section. The vias 21a and 22a are conductively coupled to the pad 20, which forms a conductive cap stretching across and conductively bonded to the upper end of each via 21a, 22a. At their ends opposite the pad 20, the vias 21a and 22a are conductively bonded to lines 53, 54 extending laterally in a layer beneath the pad By removing the pad 20 through laser ablation, the conductive link is broken. 35

15

25

When the laser strikes the pad 20, heat migrates downward away from surface. During the first few nanoseconds after the laser strikes, the temperature at the bottom 52 of the pad is much lower than the temperature at the top surface 38. As a result, less heat is dissipated through the vias 21a, 22a than if they were laterally connected, and the efficiency with which the cut is performed is thereby improved.

In either a single-layer or multi-layer embodiment of the electrical interconnect, the method for ablating the cut-link pad is substantially identical. First, a laser beam having an intensity on the order of 10 Joules per square centimeter is directed onto the site of the pad. When embodied in a chip, the pad is typically coated with a passivation layer. The beam must be able to pass through the passivation layer, which is preferably silicon nitride, and be absorbed by the metal of the cut-link pad. wavelength of the laser beam is determined by what is transmittable through the passivation layer. Each material has an upper limit as to the size of the wavelength that it is capable of absorbing. For silicon nitride, that limit is about a half micrometer. Therefore, an infrared laser producing a beam with a wavelength of about one micrometer may be used to transmit energy through the silicon nitride layer to the underlying metallic cut-link pad where it is absorbed.

The laser generates a beam in the form of a pulse or a series of pulses. The duration of the pulse is determined by the thickness of the pad and the rate of thermal

30 diffusion through the pad. With these variables in mind, the pulse should be of sufficient duration for the heat to diffuse through the entirety of the pad. For the embodiments thus far described, a pulse of 5 to 10 nanoseconds is generally sufficient to produce a clean severance without damage to the circuit.

Damage can occur when too much energy is directed at the cut-link site. Specifically, excessive energy is created by a pulse having excessive intensity or excessive duration. On one hand, the pulse and duration must be sufficiently great to supply ample energy to initiate and drive the fracture severing the pad from the lines and expelling the overlying passivation layer. The remaining energy must be sufficient to vaporize the cut-link pad and produce a substantially vacant cavity at the former site of the pad. If too much energy is provided, however, a crack 32b can propagate, as shown in Figure 5, from the lower corner of the pad 20 through the dielectric material and damage the underlying circuitry.

The relation between the amount of laser-supplied energy and the probability of producing a clean severance 15 of the circuit without damage is illustrated in the generalized cumulative probability functions charted in Figures 12-14. Figure 12 illustrates the approximate shape of a cumulative probability curve 56 measuring the likelihood that a circuit will be severed at increasing energy levels. Figure 13 illustrates the approximate shape of a cumulative probability curve 58 measuring the likelihood that a circuit will be damaged across a range of increasing energy levels. By subtracting the probability of damaging a circuit from the probability of severing a 25 circuit (i.e., by subtracting the values of the chart in Figure 13 from the values of the chart in Figure 12), the probability of clean severance, i.e., severing a circuit without damaging it, is obtained as a function of energy. A curve 60 approximating the plot of this probability 30 function is charted in Figure 14. For optimal results, the intensity and duration of the pulse should be set at levels to produce the energy at which the probability of a clean severance most nearly approaches 1.0. The limit of P = 1.0represents a certainty that the circuit will be severed

without damage, a limit which can be approached with the methods of this invention.

While this invention has been particularly shown and described with references to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the scope of the invention as defined by the appended claims.

10

CLAIMS

- 1. An electrical interconnect comprising:
 - a substrate having an insulating surface;
 - a first electrically-conductive line on the insulating surface of the substrate;
 - a second electrically-conductive line on the insulating surface of the substrate; and

an electrically-conductive cut-link pad on the insulating surface of the substrate, the cut-link pad conductively bonded between the first conductive line and the second conductive line, the cut-link pad also having substantially less thermal resistance per unit length than each of the first and second lines.

- 2. The interconnect of Claim 1, wherein the electricallyconductive cut-link pad lies in the same plane as the
 first and second electrically-conductive lines.
- 3. The interconnect of Claim 1, wherein the electricallyconductive cut-link pad has an inner surface facing
 the substrate and an opposing outer surface facing
 away from the substrate, the first and second
 electrically-conductive lines extending from the inner
 surface into the substrate.
- 4. The interconnect of Claim 1, wherein the electricallyconductive cut-link pad has an inner surface facing
 the substrate, the first electrically-conductive line
 extending from the inner surface into the substrate,
 the second electrically-conductive line lying in the
 same plane as the cut-link pad.
- 5. The interconnect of Claim 1, wherein the width of the cut-link pad is at least ten percent greater than the

1.0

width of each of the first and second electricallyconductive lines.

- 6. The interconnect of Claim 1, wherein the width of the cut-link pad is at least twenty-five percent greater than the width of each of the first and second electrically-conductive lines.
- 7. The interconnect of Claim 1, wherein the width of the cut-link pad is at least fifty percent greater than the width of each of the first and second electrically-conductive lines.
 - 8. The interconnect of Claim 7, wherein the cut-link pad is comprised of a composition substantially identical to the composition of the first and second electrically-conductive lines.
- 15 9. The interconnect of Claim 8, wherein the substrate is planar and the width of the cut-link pad is within 20% of the length of the cut-link pad, the length being measured as the distance across the cut-link pad between the first and second lines.
- 20 10. The interconnect of Claim 1, wherein the cut-link pad is comprised of a material with greater thermal conductivity than the material comprising each of the first and second electrically-conductive lines.
- 11. The interconnect of Claim 1, wherein the substrate includes a silicon oxide.
 - 12. The interconnect of Claim 1, further comprising a passivative layer covering the cut-link pad.

- 13. The interconnect of Claim 12, wherein the passivative layer is harder than the substrate.
- 14. The interconnect of Claim 13, wherein the passivative layer is comprised of silicon nitride.
- 5 15. The interconnect of Claim 12, wherein the electrically-conductive cut-link pad lies in the same plane as the first and second electrically-conductive lines.
- 16. The interconnect of Claim 12, wherein the
 electrically-conductive cut-link pad has an inner
 surface facing the substrate and an opposing outer
 surface facing away from the substrate, the first and
 second electrically-conductive lines extending from
 the inner surface into the substrate.
- 15 17. The interconnect of Claim 12, wherein the width of the cut-link pad is at least fifty percent greater than the width of each of the first and second electrically-conductive lines.
- 18. The interconnect of Claim 17, wherein the substrate is planar and the width of the cut-link pad is within 20% of the length of the cut-link pad, the length being measured as the distance across the cut-link pad between the first and second lines.
- 19. The interconnect of Claim 12, wherein the cut-link pad
 25 is comprised of a material with greater thermal
 26 conductivity than the material comprising each of the
 27 first and second electrically-conductive lines.

20

30

20. A method for cutting a link between interconnected circuits comprising the following steps:

directing a laser upon an electrically-conductive cut-link pad conductively bonded between a first electrically-conductive line and a second electrically-conductive line on a substrate, the cut-link pad having substantially less thermal resistance per unit length than each of the first and second lines; and

maintaining the laser upon the cut-link pad until the laser infuses sufficient energy into the cut-link pad to break the conductive link across the cut-link pad between the pair of electrically-conductive lines.

- 21. The method of Claim 20, wherein the electricallyconductive cut-link pad lies in the same plane as the
 first and second electrically-conductive lines.
 - 22. The method of Claim 20, wherein the electricallyconductive cut-link pad has an inner surface facing
 the substrate and an opposing outer surface facing
 away from the substrate, the first and second
 electrically-conductive lines extending from the inner
 surface into the substrate.
- 23. The method of Claim 22, wherein the laser beam extends across the entirety of the cut-link pad when the laser is directed upon the cut-link pad.
 - 24. The method of Claim 20, wherein the electrically-conductive cut-link pad has an inner surface facing the substrate, the first electrically-conductive line extending from the inner surface into the substrate, the second electrically-conductive line lying in the same plane as the cut-link pad.

- 25. The method of Claim 20, wherein the width of the cutlink pad is at least ten percent greater than the width of each of the first and second electricallyconductive lines.
- 5 26. The method of Claim 20, wherein the width of the cutlink pad is at least twenty-five percent greater than the width of each of the first and second electrically-conductive lines.
- 27. The method of Claim 20, wherein the width of the cutlink pad is at least fifty percent greater than the
 width of each of the first and second electricallyconductive lines.
- 28. The method of Claim 27, wherein the cut-link pad is comprised of a composition substantially identical to the composition of the first and second electrically-conductive lines.
 - 29. The method of Claim 28, wherein the substrate is planar and the width of the cut-link pad is within 20% of the length of the cut-link pad.
- 20 30. The method of Claim 29, wherein the laser beam extends across the entirety of the cut-link pad when the laser is directed upon the cut-link pad.
- 31. The method of Claim 20, wherein the material comprising the cut-link pad has greater thermal conductivity than the material comprising each of the first and second electrically-conductive lines.
 - 32. The method of Claim 20, wherein the substrate includes a silicon oxide.

- 33. The method of Claim 20, further comprising a passivative layer covering the cut-link pad.
- 34. The method of Claim 33, wherein the passivative layer is harder than the substrate.
- 5 35. The method of Claim 34, wherein the passivative layer is comprised of silicon nitride.
 - 36. The method of Claim 33, wherein the electricallyconductive cut-link pad lies in the same plane as the first and second electrically-conductive lines.
- 10 37. The method of Claim 33, wherein the electricallyconductive cut-link pad has an inner surface facing
 the substrate and an opposing outer surface facing
 away from the substrate, the first and second
 electrically-conductive lines extending from the inner
 surface into the substrate.
 - 38. The method of Claim 37, wherein the laser beam extends across the entirety of the cut-link pad when the laser is directed upon the cut-link pad.
- 39. The method of Claim 33, wherein the width of the cutlink pad is at least fifty percent greater than the
 width of each of the first and second electricallyconductive lines.
- 40. The method of Claim 39, wherein the substrate is planar and the width of the cut-link pad is within 20% of the length of the cut-link pad, the length being measured as the distance across the cut-link pad between the first and second lines.

41. The method of Claim 33, wherein the cut-link pad is comprised of a material with greater thermal conductivity than the material comprising each of the first and second electrically-conductive lines.

LASER-INDUCED CUTTING OF METAL INTERCONNECT

Abstract of the Disclosure

An electrical interconnect includes a substrate having an insulating surface upon which is placed an electricallyconductive cut-link pad and a pair of electricallyconductive lines. The lines are bonded to the cut-link pad and are substantially more resistant to heat flow per unit length than is the cut-link pad. In a preferred embodiment, the thermal resistance per unit length of the cut-link pad is lowered by designing the pad such that its width is greater than the width of either of the lines. A method for cutting a circuit includes directing a laser upon the cut-link pad of an interconnect, as described above. The laser is maintained upon the pad until the cutlink pad is ablated, severing the circuit.






Fig. 1 Prior Art











Fig. 4













Fig. 7













Fig. 11







IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Declaration for Patent Application

As a named inventor, I hereby declare that:

 $\,$ My residence, post office address and citizenship are as stated next to my name;

I believe I am the original, first and sole inventor (if only one name is listed) or an original, first and joint inventor (if plural names are listed in the signatory page(s) commencing at page 3 hereof) of the subject matter which is claimed and for which a patent is sought on the invention entitled

	LASER-IND	UCED CUTTING OF ME	TAL IN	TERCONNECT		***		
the s	pecification of w	hich (check one)						
[X]	is attached here	eto.						
[]	was filed on			as United Stat	tes Appli	.cat	ion	
	Number or PCT In	ternational Applic	ation	Serial No				
	and was amended	on		(if applicable	e).			
above refer	I hereby state t -identified speci red to above.	hat I have reviewe fication, includin	ed and g the	understand the claims, as ame	e content ended by	s o: any	f the amendm	.ent
mater:	I acknowledge th ial to patentabil	e duty to disclose ity as defined in	infor 37 C.F	mation which :	is known	by r	me to b	e
listed	§119 of any fore d below and have	oreign priority be ign application(s) also identified be having a filing da med:	for p	atent or inver y foreign appl	ntor's ce lication	rtif for	icate patent	or
		Prior Foreign	Applia	cation(s)				
						Not	ority	
(Numbe	er)	(Country)	(Da	ay/Month/Year	filed)	[]	
(Numbe	er)	(Country)	(Da	ay/Month/Year	filed)	E]	
(Numbe	er)	(Country)	(Da	ay/Month/Year	filed)	[]	
I here	eby claim the bend sional application	efit under 35 U.S.(n(s) listed below.	C. §11	9(e) of any Un	ited Sta	tes		
(Appl	ication Number)		(F	lling Date)				_
(Appl:	ication Number)		(Fi	ling Date)				_

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information known by me to

Post Office Address <u>same as above</u>

the filing date of the prior application and filing date of this application:	37 C.F.R. d the nat	§1.56 wh: ional or B	ich occurr PCT intern	ed between ational
(Application Serial No.) (Filing date)	(Status,	patented,	pending,	abandoned)
(Application Serial No.) (Filing date)	(Status,	patented,	pending,	abandoned)
As a named inventor, I hereby appoint agent(s) to prosecute this application and and Trademark Office connected therewith.	the foll transact	owing atto	orney(s) a ess in the	and/or Patent
I also hereby grant additional Powers attorney(s) and/or agent(s) to file and progunder the Patent Cooperation Treaty based up including a power to meet all designated of states:	secute an	internati bove-ident	ional appl	ication
	Thomas O Alice O. N. Scott Richard A	Carroll Pierce	Reg. No. Reg. No. Reg. No. Reg. No.	33,542 34,900
all of Hamilton, Brook, Smith and Reynolds, Massachusetts 02173;	P.C., Tw	o Militia	Drive, Le	xington,
and				
Send correspondence to: <u>James M. Smit</u>	h, Esq.			
Hamilton, Brook, St Two Militia Dr., Le	mith & Re	ynolds, P. MA 02173	C.	
Direct telephone calls to: James M. Si	mith			
(617) 861-	6240			
I hereby declare that all statements of true and that all statements made on informatrue; and further that these statements were false statements and the like so made are puboth, under Section 1001 of Title 18 of the willful false statements may jeopardize the patent issued thereon.	ation and e made wit unishable United St	belief ar th the kno by fine o tates Code	e believe wledge the or impriso and that	d to be at willful nment, or such
Full name of sole or first inventor #dseph_B. Bernstein				
Inventor's Signature	Date	3/21/	92	
Residence 7814 Ivy Mount Terrace		-/-//	<i>.</i> –	
Potomac, Maryland 20854				
Citizenship USA				

Full name of second joint	
inventor, if any Zhihui Duan	
Second Inventor's	
Signature	_Date
Residence 1566 West 54th Street	
Erie, Pennsylvania 16509	
Citizenship China	
Post Office Address <u>same as above</u>	

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Declaration for Patent Application

As a named inventor, I hereby declare that:

 $\,$ My residence, post office address and citizenship are as stated next to my name;

I believe I am the original, first and sole inventor (if only one name is listed) or an original, first and joint inventor (if plural names are listed in the signatory page(s) commencing at page 3 hereof) of the subject matter which is claimed and for which a patent is sought on the invention entitled

LASER-INDUCED CUTTING OF METAL INTERCONNECT

the sp	pecification of whi	ich (check one)		
[X]	is attached heret	0.		
[]	was filed on		as United States App.	lication
	Number or PCT Inte	ernational Applica	ation Serial No	
	and was amended or	n	(if applicable).	
above- referm	I hereby state the identified specification above.	at I have reviewed ication, including	d and understand the conter g the claims, as amended by	nts of the any amendment
materi	I acknowledge the	duty to disclose by as defined in 3	information which is known 37 C.F.R. §1.56.	n by me to be
listed	\$119 of any foreic I below and have al	n application(s) lso identified bel naving a filing da	nefits under Title 35, Unit for patent or inventor's of low any foreign application te before that of the appl	ertificate n for patent on
		Prior Foreign	Application(s)	Priority Not
•				Claimed
(Numbe	er)	(Country)	(Day/Month/Year filed)	[]
(Numbe	er)	(Country)	(Day/Month/Year filed)	[]
(Numbe	er)	(Country)	(Day/Month/Year filed)	[]
I here	by claim the benef	it under 35 U.S.C (s) listed below.	C. §119(e) of any United St	ates
				
(Appli	cation Number)		(Filing Date)	
(Appli	.cation Number)		(Filing Date)	· · · · · · · · · · · · · · · · · · ·
I here	eby claim the benef application(s) li	it under Title 35 sted below and, i	, United States Code, §120 nsofar as the subject matt	of any United er of each of

the claims of this application is not disclosed in the prior United States

application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information known by me to

be material to patentability as defined in 37 C.F.R. §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application: (Application Serial No.) (Filing date) (Status, patented, pending, abandoned) (Application Serial No.) (Filing date) (Status, patented, pending, abandoned) As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. I also hereby grant additional Powers of Attorney to the following attorney(s) and/or agent(s) to file and prosecute an international application under the Patent Cooperation Treaty based upon the above-identified application, including a power to meet all designated office requirements for designated states: Req. No. 22,592 David E. Brook Thomas O. Hoover Reg. No. 32,470 Reg. No. 28,043 Alice O. Carroll Reg. No. 33,542 James M. Smith Leo R. Reynolds Reg. No. 20,884 N. Scott Pierce Patricia Granahan Reg. No. 32,227 Richard A. Wise Mary Lou Wakimura Reg. No. 31,804 Reg. No. 34,900 Reg. No. 18,041 all of Hamilton, Brook, Smith and Reynolds, P.C., Two Militia Drive, Lexington, Massachusetts 02173; and _____ Send correspondence to: James M. Smith, Esq. Hamilton, Brook, Smith & Reynolds, P.C. Two Militia Dr., Lexington, MA 02173 Direct telephone calls to: James M. Smith (617) 861-6240 I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Full name of sole or first inventor Joseph B. Bernstein Inventor's Date Signature____ Residence 7814 Ivy Mount Terrace Potomac, Maryland 20854 Citizenship <u>USA</u> Post Office Address same as above

Ļ	25
	1
ij	3
ű	

	3
111	
The state of the s	
:di	31
	74
Ų	
ا چون	

Full name of second joint	
inventor, if any Zhihui Duan	
Second Inventor's 7/1 (1)	
Signature / Mihmi Juin 42 Date 4/1/97	
Residence 2566 West 54th Street	
Erie, Pennsylvania 16509	
Citízenship China	
Post Office Address same as above	